


FMVPCL SERIES

5.0 Vdc PECL VCXO

14 PIN DIP



- 5.0 Vdc PECL
- Precise Clock Edges
- High Frequency /Low Noise
- SMD Gull-Wing Option




SPECIFICATIONS

09 - Issue 2 - 021209

Parameter	Specification
Frequency Range	30.0 - 160.0 MHz
Overall Frequency Tolerance	±25 ppm to ±100 ppm (Inclusive of Operating Temp., Supply Voltage and Load)
Operating Temperature Range	0 to +70° C Std. (See Temp. Range)
Storage Temperature	-55° to +125° C
Supply Voltage (Vdd)	+5.2 Vdc (±0.5 Vdc)
Supply Current	100 mA max.
Symmetry (Duty Cycle)	40/60% Std., 45/55% Avail. (See Spec. Options S)
Logic Type	ECL Squarewave, 100K Compatible
Output "0" Level (VOL)	Vdd - 1.60 Vdc max.
Output "1" Level (VOH)	Vdd - 1.02 Vdc min.
Jitter (typical)	< 10 pico seconds, one sigma
Phase Noise (typical)	10 Hz -75dBc/Hz 100 Hz -110dBc/Hz 1kHz -125dBc/Hz 10kHz -130dBc/Hz 100kHz -140dBc/Hz
Control Voltage (Vc)	Nominal 2.5 Vdc, Range 0.5-4.5 Vdc, Positive Transfer
Rise and Fall Time	2 nS max.
Linearity	±20% max. Std., ±10% Available (See Spec. Option L)
Aging	±3 ppm first year max.

All specifications subject to change without notice.



PIN FUNCTION TABLE

Pin	Function
1	Control Voltage (Vc)
7	Case Ground
8	Output
14	Supply Voltage (Vdd)

STANDARD MARKING

XX.XXM
XXXXXXX
• FMI YYWW

XX.XXM FREQUENCY in MHz
XXXXXXX Part Number
ESD/Pin 1 Symbol, FMI, Date Code

Standard Specifications for product indicated in **color**

Dimensions: $\frac{\text{Inches}}{\text{(mm)}}$

PART DESCRIPTION SYSTEM

